Extremely-Low-Power Electron Devices: TFETs and NEM Devices

Woo Young Choi

(wooyoung@snu.ac.kr)

Dept. of Electrical and Computer Eng. Seoul National University





2

3

Introduction

Extremely-Low-Power Devices: TFETs

Extremely-Low-Power Devices: NEM Devices











Three-Dimensional Integration and Device Lab. (<u>https://sites.google.com/view/snutidl), SNU</u>

Introduction (1)

Education

- BS: EE, Seoul National Univ. (1996 2000)
- MS: EE, Seoul National Univ. (2000 2002)
- PhD: EE, Seoul National Univ. (2002 2006)

Work Experience



- Post-Doctor/Visiting Scholar: EECS, UC Berkeley (2006-2006) (2014 - 2015)
- Professor: EE, Sogang Univ. (2008 2022)
- <u>Associate Professor: ECE, Seoul National Univ. (2022 present)</u>
- Chair: IEEE EDS Seoul Section Chapter
- Chair: Research Council of Semiconductor Devices & Materials, IEIE







Introduction (2)

Extremely-Low-Power & High-Density

Nano-CMOS devices Emerging electron devices Next-generation memory devices Brain-inspired computing devices More Functionality & Monolithic 3D (M3D) Integration M3D CMOS-TFET-NEM reconfigurable logic systems Process-in-memory (PIM) Content addressable memory







Extremely-Low-Power Devices







Three-Dimensional Integration and Device Lab. (https://sites.google.com/view/snutidl), SNU Power Rules!: Power Consumption Limits Performance & Functionality

Lower perf./reliability due to heat generation



Limited battery time



Limited power supply



Global warming



Data center power consumption

MS' underwater

data center



Facebook's Arctic data



Ideal Switches



Abrupt Switching Devices



Tunnel FETs (TFETs) (1)



TFETs (2): Low SS & Downscaling

First demonstration of SS < 60 mV/dec
Downscaling (<100nm) using self-aligned process



TFETs (3): On-Current Boosting

Hetero-Gate-Dielectric (HG) TFETs

11/21

- Locally inserted high-k dielectric raises tunneling current
- Tunneling barrier abruptly narrows when a local minimum of ${\rm E_C}$ is aligned with ${\rm E_V}$





I



TFETs (4): Compact Modeling

First single-gate TFET compact model



First 2D monolayer TFET compact model





12/21



TFETs (5): Physics, Structure & NVM







TFETs (6): Synaptic Transistors





14/21

Abrupt Switching Devices



CMOS Backend Process

 Performance & power consumption become more dependent on CMOS BEOL than FEOL
Increasing number of CMOS metal layers
Introduction of air gap spacers





16/21



Smart Interconnection





17/21



Three-Dimensional Integration and Device Lab. (<u>https://sites.google.com/view/snutidl</u>), SNU **M3D CMOS-NEM: Reconfigurable Logic (1)**

Conventional FPGA: CMOS routing switches





18/21



Three-Dimensional Integration and Device Lab. (<u>https://sites.google.com/view/snutidl</u>), SNU M3D CMOS-NEM: Reconfigurable Logic (2)







M3D CMOS-NEM: Reconfigurable Logic (3)







65nm Cu process

65nm Cu process (1.2 V, Island style)



<W.Y. Choi et al., IEEE EDL> <H.S. Kwon et al., IEEE EDL> <H.S. Kwon et al., IEEE EDL>

2 Time (us)



3

2

Time (µs)

1



2 Time(μs)





Collaboration experience with the US researchers as a post-doctor and a professor

Extremely-Low-Power Transistors

Smart Interconnection Technologies Using CMOS Backend Process

Synaptic Transistors, Neuron Circuits, and Associative Memory for Brain-Inspired Computing





Thank You!

wooyoung@snu.ac.kr